Chip Simulation

We have design five testing scenarios to verify the functional correct of our chip. For each data package to be transmitted, we use our CRC module to calculate out  the Frame Check Sequence segment, then  append the 32 bits results to the end of the data package to form the 4 bits parallel input data stream. Table_1 describes the five testing scenarios.

Table 1. simulation scenarios description