Schedule


Home
Project Summary
Design Team
Introduction
4*4 multiplier
Chip Architecture
Building_blocks
Chip Implementation
Chip Floorplan
Conclusions
News
Schedule
Links

Proposal

 

 

 

 

 

 

Final project repot

 

 

Website Deign

 

 

 

 

 

 

 

11.07~11.12

11.13~11.19

11.20~11.26

11.27~12.3

12.4~12.7

 

 

 

 

 

 

Verilog simulation

 

 

 

 

 

Schematic

 

 

 

 

 

Layout

 

 

 

 

 

 

Presentation