News


Home
Project Summary
Design Team
Introduction
4*4 multiplier
Chip Architecture
Building_blocks
Chip Implementation
Chip Floorplan
Conclusions
News
Schedule
Links

December 7th 2006,  3:36 AM,

CHIP WORKS!

2006-11-18

Breaking news, our Verilog code for the 4*4 bits multiplier can generate the correct output!

2006-11-17

Finally, Verilog codes of Booth Encoder and Partial Product Generator works for us!

2006-11-15

We create the project website today!

2206-11-13

The Wallace Tree part works for the 4*4 bits multiplier!

2006-11-07

We submitted the proposal!! Unfortunately, the Verilog code didn't work for us!