|
|
|
|
Symbol
Schematic
Layout
DRC
Extracted View
LVS result (outfile)
Verilog_XL simulation
Spectre_s Simulation pdf
Post_layout Simulation pdf
Power Dissipation
The average current from calculator is 5.14mA, so the power dissipation is P=5.14 mA * 3 V=15.14 mW. |
|
|
